

100





FIG. 1A






FIG. 2




FIG. 5A




FIG. 4




FIG. 3





FIG. 5E



610

611	612
MAIN OP	SUB OP
MULT	NOP
ADD	MIN/MAX
MIN/MAX	ADD
NOP	MULT

FIG. 6B

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op	1	Pred	PL	Sx1	Sy1	Rnd	S*	S*	S*	0	SA	DA	abs	0	0														
										da = +/ sx*sy	Nop	0	0	0																									
										da = +/-(sx*sy) + sa	Add	0	0	1																									
										da = +/-(sx*sa) + sy	Add	0	1	0																									
										da = +/-(sx*sy) - sa	Sub	0	1	1																									
										da = +/-(sx*sa) - sy	Sub	1	0	0																									
										da = min(+/- sx*sy,sa)	Min	1	0	1																									
										da = min(+/- sx*sa,sy)	Min	1	1	0																									
										da = max(+/- sx*sy,sa)	Max	1	1	1																									

Li

Li

Li

Li

Gx

Gx

Gx

FIG.

FIG. 6C

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	
1	0	0	PS	S*	SX			SY			V/S		SA	DA	0	1	0	Add		
																	1	0	0	Sub
																	1	1	0	Min

da = +/- (mx*sa) + my
da = +/- (mx*sa) - my
da = min(+/- mx*sa, my)

FIG. 6E

20-bit ISA

39	19
0	0
0	1
1	0
1	1

20-bit parallel
20-bit serial
40-bit extended
20-bit serial

Control || Control
Control # Control
DSP, extensions/Shadow
DSP # DSP

DSP Instructions

33	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Multiply	1	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op	Nop
	$da = sx * sy$											
	$da = (sx * sy) + sa$											
	$da = (sx * sa) + sy$											
	$da = (sx * sy) - sa$											
	$da = (sx * sa) - sy$											
	$da = \min(sx * sy, sa)$											
	$da = \min(sx * sa, sy)$											
	$da = \max(sx * sy, sa)$											
Add	1	0	1	PS	+/-	SX	SY	V/S	SA	DA	Sub-op	Nop
	$da = sx + sy$											
	$da = sx + sy; sa = sx * sy;$											
	$da = (sx + sy) * sa$											
	$da = -(sx + sy) * sa$											
	$da = \min(sx + sy, sa)$											
	$da = \max(sx + sy, sa)$											
	$da = ssum(sa)$ (sx, sy unused)											
Extremum	1	1	0	PS	X/N	SX	SY	V/S	SA	DA	Sub-op	Nop
	$da = \text{ext}(sx, sy)$											
	$da = \text{ext}(sx, sy, sa)$											
	$da = \text{ext}(sx, sa) * sy$											
	$da = -\text{ext}(sx, sa) * sy$											
	$da = \text{ext}(sx, sa) + sy$											
	$da = \text{ext}(sx, sa) - sy$											
	$\text{ext}(sa, da) ? (sa = sx, tr = sy, lcs = lc)$											
type-match	1	1	0	PS	0	SX	SY	x	x	x	1	1
mute	1	1	0	PS	1	SX	Type	x	ereg	1	1	1
reserved	1	1	1	PS	x	SX	SY	SA	DA	V/S	Sub-op	Perm

type-match

permute

...served

Control and specifier Extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Mul	0	Pred	PL	Sxt	Syt	Rnd	Li	S*	S*	S*	abs	0	0
	0	Pred	PL	Sxt	Syt	Rnd	Gx	S*	S*	S*	abs	0	0
	Add/Sub min/max												

Add	0	Pred	PL	Sxt	Syt	Li	Sub-ext		0		SA	DA	abs	0	0	Nop (uadd)					
																Nop (uadd)					
																Mul/MuLN					
																Min/max					
															+/	+/	+/	x			
															x	V/S	Rad	Fp			
															tr-ctrl		Gx	Fp			

Ext	0	Pred	PL	Sxt	Syt	tr-cl	Gx	Sub-ext	0	SA	DA	abs	0	0
	0	Pred	PL	Sxt	Syt	tr-cl	Gx	Sub-ext	0	SA	DA	abs	0	0
	$da = sx * sy$ $da = (sx * sy) + sa$ $da = (sx * sa) + sy$ $da = (sx * sy) - sa$ $da = (sx * sa) - sy$ $da = min(sx * sy, sa)$ $da = min(sx * sa, sy)$ $da = max(sx * sy, sa)$													

Type/offset/permute extensions	0	Pred	PL	Sxt	Pclt	ereg
	0	Pred	PL	Sxt	Pclt	ereg
	$da = sx * sy$ $da = (sx * sy) + sa$ $da = (sx * sa) + sy$ $da = (sx * sy) - sa$ $da = (sx * sa) - sy$ $da = min(sx * sy, sa)$ $da = min(sx * sa, sy)$ $da = max(sx * sy, sa)$					

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Type override	0	Pred	PL	x	Type:SY	Type:SY	0	SA	DA	x	0	1
permute override	0	Pred	PL	px	Permute:SY	Permute:SY	0	SA	DA	px	1	0
Offset override	0	Pred	PL	px	Offset:SY	Offset:SY	0	SA	DA	px	1	1

Shadow DSP

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Shadow DSP	0	Op	PL	op	ereg	ereg	1	SA	DA	Sub-op
	0	Op	PL	op	ereg	ereg	1	SA	DA	Sub-op

FIG. 6 E

[illegible]

<B113, 811913-10> ■ ■ ■ U15:POS

FIG. 6f

[illegible]

Blt 15 is continuation of Inner LC

andp. omp. andorp, orandp: pz = (px relap py) relap pv)

FIG. 6C

[illegible]

	PL	PS	Rnd	S*	DA	V/S	L1		S*	S*	S*
	PL	PS	Rnd	S*	DA <td>V/S</td> <td>L1</td> <td>+/-</td> <td>S*</td> <td></td> <td>ereqs</td>	V/S	L1	+/-	S*		ereqs
	PL	PS	Rnd	S*	DA <td>V/S</td> <td>L1</td> <td>=/+</td> <td>S*</td> <td>N/X</td> <td>ereq</td>	V/S	L1	=/+	S*	N/X	ereq
	PL	PS	Rnd	S*	DA <td>V/S</td> <td>L1</td> <td>=/+</td> <td>S*</td> <td>S*</td> <td>SA</td>	V/S	L1	=/+	S*	S*	SA
	PL	PS	Rnd	S*	DA <td>V/S</td> <td>L1</td> <td>=/+</td> <td>S*</td> <td>S*</td> <td>SA</td>	V/S	L1	=/+	S*	S*	SA

[illegible][illegible]

Group		Pred	opcode										SX										SY										DZ									
39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			

[illegible][illegible]

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																				
C ₀	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	C ₈	C ₉	C ₁₀	C ₁₁	C ₁₂	C ₁₃	C ₁₄	C ₁₅	C ₁₆	C ₁₇	C ₁₈	C ₁₉	C ₂₀	C ₂₁	C ₂₂	C ₂₃	C ₂₄	C ₂₅	C ₂₆	C ₂₇	C ₂₈	C ₂₉	C ₃₀	C ₃₁	C ₃₂	C ₃₃	C ₃₄	C ₃₅	C ₃₆	C ₃₇	C ₃₈	C ₃₉																				
										opcode																																																	
										P _{read}										SX																																							
																				SY																																							
																														DPZ																													
																																								SubOpP																			

[illegible]

FIG. 6H

6	5	4	3	2	1	0
M/R						
0	0	0	0	0	SPR: 80-115	
0	0	0	1	reserved		
0	1	0	SC-NM888			
0	1	1	DPF: 10-15			
1	1	0	pH: (10) 10-11.5			
1	1	1	sigma: U14			
						pV

	Always postupdate	Always preupdate
<code>Mem[ptr] ptr == idx</code>		
<code>Mem[ptr + idx]</code>	ptr: p14, p15	

5	4	3	2	1	0
M/R					
0	0	ac-names			
0	1	apr.0-15			
1	prv : (0) to (15)				on

Always postupdate

4	3	2	1	0
---	---	---	---	---

3	2	1	0
apr: 00-15 pm: (00-17) 0M 0100			

RISC instructions
20-bit DSP instructions
20-bit Shadow DSP instructions

[illegible]

SPR:

0	0	-	0	-	0	-	0	-	0	-	0	-	0	-
-	0	0	-	0	0	-	-	0	0	-	0	0	-	-
2	0	0	0	0	1	-	-	-	0	0	0	-	-	-
2	0	0	0	0	0	0	0	0	1	-	-	-	-	-

	gpr-type	areg-type	use type, SIMD
A0	u-cd		
A1	u-cd		
T	u-cd		
TR	u-cd		
A00	u-cd		(unit 0)
A10	u-cd		
T0	u-cd		
TR0	u-cd		

[illegible]

FIG. 6 I




FIG. 7




FIG. 8
(PRIOR ART)




FIG. 9
(PRIOR ART)




FIG. 10
System Overview





FIG. 11A



Exemplary Filter coefficients for Goertzel Filter

frequency	$\cos(2\pi f/1s)$	frequency index
350	31536	0
400	31163	1
425	30958	2
440	30829	3
480	30465	4
540	29863	5
600	29195	6
620	28958	7
660	28462	8
697	27978	9
700	27938	10
770	26955	11
780	26808	12
852	25700	13
900	24916	14
941	24218	15
1020	22802	16
1100	21280	17
1140	20487	18
1209	19072	19
1300	17120	20
1336	16324	21
1380	15332	22
1477	13084	23
1500	12539	24
1620	9634	25
1633	9314	26
1700	7649	27
1740	6644	28
1860	3595	29
1980	514	30
2040	-1029	31
2100	-2570	32
2280	-7147	33
2400	-10125	34
2600	-14875	35
3825	-32457	36

FIG. 11C

Exemplary Call Progress Tones

Frequency1	Frequency2	Call Progress Tone
350	440	ANSI T1.401 dial tone
425	0	Q.35 Dial Tone
440	480	ANSI T1.401 audible ringing
480	620	ANSI T1.401 line busy tone
480	620	ANSI T1.401 Reorder
400	0	Audible ringing
440	0	Dial Tone
440	0	ANSI T1.401 Fast Busy Tone
440	0	Busy Tone

FIG. 11D

1169




FIG. 11E




FIG. 11F






FIG. 116

Method for Fax V.21 Detection




FIG. 11H





FIG. 12









FIG. 14




Dynamic Data Blocks




Channel Control Structures




Frame Data Buffers




FB & Script Header Tables



AP Catalog



DMA Descriptor Lists



Channel Execution Queue




FIG 16






FIG. 17

FIG. 18


Time (arbitrary units)



CORE PROCESSOR 1
200A



CORE PROCESSOR 2
200B



...

CORE PROCESSOR N
200N

